|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
this is preliminary information on a new product now in development or undergoing evaluation. details are subject to change without notice. for further information contact your local stmicroelectronics sales office. march 2012 doc id 022679 rev. 2 1/18 1 STA8088GA automotive grade gps/galileo/glonass/qzss receiver data brief ? preliminary data features stmicroelectronics ? 3 rd generation positioning receiver with 32 tracking channels and 2 fast acquisition channels compatible with gps, galileo and glonass systems embedded rf front-end with separate gps/galieo/qzss and glonass if outputs embedded low noise amplifier -162 dbm indoor sensitivity (tracking mode) fast ttff <1 s in hot start and 35s in cold start high performance arm946 mcu (up to 208 mhz) 256 kbyte embedded sram real time clock (rtc) circuit 32-bit watch-dog timer 2 uarts 1 i 2 c master/slave interface 1 external sqi flash interface usb2.0 dual-role full speed (12 mhz) with integrated physical layer transceiver 2 controller area network (can) 3 channels adc (10 bits) 3 embedded 1.8 v voltage regulators i/o level selectable 1.8 v or 3.3 v operating condition: ?v dd12 : 1.2 v 10% ?v dd18/rf18 : 1.8 v 5% ?v lpvr 1.62 v to 3.6 v ?v ddio : 1.8 v 5%; 3.3 v 10% st automotive grade compliant package: ? vfqfpn56 (7x7x0.85 mm) 0.4 mm pitch ? vfqfpn56 (8x8x0.85mm) 0.5 mm pitch ambient temperature range: -40/+85c description STA8088GA is a single die standalone positioning receiver ic working on multiple constellations (gps/galileo/glonass/qzss). the device is compliant with st automotive grade which in addition to aec-q100 qualification includes a set of production flow methodology targeting zero defect per million. STA8088GA, fulfilling high quality and service level automotive market requirements, is the ideal solution for in-dash navigation and oem telematic application. the device is offered with a complete gnss firmware which performs all gnss operations including tracking, acquisition, navigation and data output with no need of external memories vfqfpn56 www.st.com
contents STA8088GA 2/18 doc id 022679 rev. 2 contents 1 overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2 pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.1 block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2.2 vfqfpn56 pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 2.3 power supply pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.4 main function pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.5 test/emulated dedicated pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.6 rf front-end pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.7 port 0 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 2.8 port 1 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3 package and packing information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.1 ecopack ? packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.2 vfqfpn56 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4 ordering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 STA8088GA list of tables doc id 022679 rev. 2 3/18 list of tables table 1. power supply pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 2. main function pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 3. test/emulated dedicated pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 4. rf front-end pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 table 5. port 0 pins. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 6. port 1 pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 7. vfqfpn56 7 x 7 x 0.85 mm package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 8. vfqfpn56 8 x 8 x 0.85 mm package dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 9. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 list of figures STA8088GA 4/18 doc id 022679 rev. 2 list of figures figure 1. STA8088GA system block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 2. vfqfpn56 connection diagram - automotive grade (with can) (bottom view) . . . . . . . . . 7 figure 3. vfqfpn56 connection diagram - no can (bottom view). . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 4. vfqfpn56 package dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 5. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 STA8088GA overview doc id 022679 rev. 2 5/18 1 overview STA8088GA is a highly integrated system-on-chip device designed for positioning systems applications. it combines the high performance of arm946 microprocessor with embedded enhanced peripherals and i/o capabilities with st next generation triple-constellation positioning engine. the rf front-end and base band processors are able to support gps/galileo and glonass navigation systems. the device is offered with a complete firmware which performs all positioning operations including tracking, acquisition, navigation and data output with no need of external memories. it also provides clock generation via pll, backup logic with real time clock and it supports usb2.0 standard at full speed, (12 mbps) with on-chip phy. STA8088GA is software compatible with the arm processor family. the device is power supplied with 1.8 v and uses three on-chip voltage regulators to internally supply the rf front-end, core logic and the backup logic. in order to reduce the power consumption the chips can be directly powered with 1.2v bypassing the embedded voltage regulators which will be put in power down mode. i/o lines are compatible with 1.8v and 3.3v. STA8088GA, using stmicroelectronics cmosrf technology, is housed in either vfqfpn56 (7 x 7 x 0.85 mm) or vfqfpn56 (8 x 8 x 0.85 mm) packages. STA8088GA is compliant with st automotive grade which in addition to aec-q100 qualification includes a set of production flow methodology targeting zero defect per million. STA8088GA, fulfilling high quality and service level automotive market requirements, is the ideal solution for in-dash navigation and oem telematic application. pin description STA8088GA 6/18 doc id 022679 rev. 2 2 pin description 2.1 block diagram figure 1. STA8088GA system block diagram bk_dom a in s qi if u s b if vic rom 16kb ahb dcreg o s ci 3 2 th s en s s aradc ad10 s a1m_1 8 o s ci 3 2 o s ci 3 2_lj_1v 8 pwr, r s t & clk ctrl i s o cell i2c ss p uart2 rx - tx regmap apb bridge2 uart1 rx - tx adc mtu gpio eft wd apb arm 946 i-c a che 16kb d-c a che 8 kb high s peed i - tcm 64kb 64khigh s peed d ? tcm 8 apb bridge1 s y s ctrl rtc apb ram 8 kb g 3 b as e b a nd glon ass if galgp s if 2 f as t ac q ch a nnel 3 2 trk ch a nnel s m u x ac q ram s apb bridge dc_ln_1v 8 to1v2 hpreg lpreg bkreg clock_gen ckx2 pll pg_650x frc_dpll rio s c47 te s t controller io s jtag g 3 rf ip 1. 8 v 1.2v dcreg s pi if o s ci 26mhz rf s ection lna s ection adc galgp s adc glona ss i/d s witchable tcm 8 x16kb gapgcft00543 can1 can0 STA8088GA pin description doc id 022679 rev. 2 7/18 2.2 vfqfpn56 pin configuration figure 2. vfqfpn56 connection diagram - au tomotive grade (with can) (bottom view) 4 2 3 4 n 6 $ $ ? - 6 2 4 0 ? ) & |